

Method and apparatus for generating test pattern for circuit blocks

Patent number: EP1059584
Publication date: 2000-12-13
Inventor: OTSUKA SHIGEKAZU (JP)
Applicant: NIPPON ELECTRIC CO (JP)
Classification:
 - international: G06F11/263; G01R31/3183
 - european: G06F11/263; G01R31/3183A; G01R31/3185S; G11C29/00
Application number: EP20000111717 20000531
Priority number(s): JP19990155764 19990602

Also published as:

JP2000347890 (A)
 EP1059584 (A3)

Cited documents:

US5801972

Abstract of EP1059584

In a method for generating a test pattern for testing at least one circuit block (24-1, 24-2, 24-3) of a semiconductor device including a control circuit (21) connected to the circuit block the above-mentioned test pattern is generated by converting a common test pattern (11) for the circuit block with reference to a data conversion library (12) corresponding to characteristics of the control circuit.

